
PIC18F6585/8585/6680/8680
DS30491C-page 154
2004 Microchip Technology Inc.
FIGURE 10-30:
PARALLEL SLAVE PORT READ WAVEFORMS
TABLE 10-19: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT
Q1
Q2
Q3
Q4
CS
Q1
Q2
Q3
Q4
Q1
Q2
Q3
Q4
WR
IBF
PSPIF
RD
OBF
PORTD<7:0>
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR, BOR
Value on
all other
Resets
PORTD
Port Data Latch when Written; Port pins when Read
xxxx xxxx uuuu uuuu
LATD
LATD Data Output bits
xxxx xxxx uuuu uuuu
TRISD
PORTD Data Direction bits
1111 1111 1111 1111
PORTE
RE7/CCP2/
AD15
RE6/AD14/
P1B
RE5/AD13/
P1C
RE4/
AD12
RE3/
AD11
RE2/CS(1)/
AD10
RE1/WR(1)/
AD9
RE0/RD(1)/
AD8
xxxx xxxx uuuu uuuu
LATE
LATE Data Output bits
xxxx xxxx uuuu uuuu
TRISE
PORTE Data Direction bits
1111 1111 1111 1111
PSPCON
IBF
OBF
IBOV
PSPMODE
—
0000 ---- 0000 ----
INTCON
GIE/
GIEH
PEIE/
GIEL
TMR0IF
INT0IE
RBIE
TMR0IF
INT0IF
RBIF
0000 0000 0000 0000
PIR1
PSPIF(1)
ADIF
RCIF
TXIF
SSPIF
CCP1IF
TMR2IF
TMR1IF
0000 0000 0000 0000
PIE1
PSPIE(1)
ADIE
RCIE
TXIE
SSPIE
CCP1IE
TMR2IE
TMR1IE
0000 0000 0000 0000
IPR1
PSPIP(1)
ADIP
RCIP
TXIP
SSPIP
CCP1IP
TMR2IP
TMR1IP
1111 1111 1111 1111
Legend:
x
= unknown, u = unchanged, – = unimplemented, read as ‘0’. Shaded cells are not used by the Parallel Slave Port.
Note
1:
Enabled only in Microcontroller mode.